arm64, return ldp/stp optimization: fix constants reuse
View Changes
x86-64: fix EVEX disassembly for vpmovzx/vpmovsx and ymm-ymm-imm register extension
View Changes
Better bignum multiplication
View Changes
build-all-cores
View Changes
Remove an ignore
View Changes
make-host-1: better diagnostics on style-warning stoppage
View Changes
Stop early on make-host-1 warnings
View Changes
Remove unused functions
View Changes
Catch bad array dimensions in (make-array (list -1 x))
View Changes
Warn about improper lists created by list*
View Changes
arm64: simplify decode-logical-immediate
View Changes
(concatenate (string (code-char i))) splice the character directly
View Changes
sb-pcl::whitespacep don't defeat optimizations
View Changes
riscv: add support for Zba
View Changes
Account for commutativity when finding iteration steps
View Changes
feat(sb-simd): add modular AVX-512F, AVX-512BW, and AVX-512DQ vector support
View Changes
x86-64: fix EVEX vmovsd/vmovss emitters, GPR vector move length, and 64-byte inline constant alignment
View Changes
x86-64: update avx512-insts.lisp header to reflect implemented instruction subsets
View Changes
x86-64: implement AVX-512_FP16 instruction set and CPUID detection
View Changes
feat(sb-simd): add modular AVX-512_FP16 vector support (f16.32, f16.16, f16.8)
View Changes
x86-64: fix vbroadcastss and vbroadcastsd EVEX over-promotion
View Changes
feat(sb-simd): guard constant folding and missing instructions on unsupported CPU targets
View Changes
fix(sb-simd): define missing-instruction fallbacks for sap-ref on unsupported CPUs
View Changes
x86-64: add AVX-512CD, AVX-512VNNI, and AVX-512BF16 instruction definitions
View Changes
x86-64: add AVX-512 instruction definitions (vcmpps, vbroadcast, arithmetic)
View Changes
x86-64: off by one when binding multiple values
View Changes
arm64: improve load-immediate-word
View Changes
Inline FIXNUMIZE
View Changes
arm64: reuse the last comparison in default-unknown-values
View Changes
Fix block-compilation of the build
View Changes
Last updated: September 10, 2026 06:30 AM